Pavel Skarolek, Jiri Lettl Czech Technical University in Prague *Faculty of Electrical Engineering* Department of Electrical Drives and Traction Prague, Czech Republic skaropav@fel.cvut.cz

Abstract—The current collapse phenomenon increases conduction losses in high electron mobility transistors. This paper presents a simple option to decrease these losses in 3 phase hard-switching inverter driving permanent magnet synchronous motor utilizing 5-segment SVPWM modulation. Converter DC-link input power decrease by 2 % was observed compared to classic 7-segment modulation. This decrease results in significant decrease of transistor operating temperature.

## Keywords—GaN, current-collapse, 3-phase inverter, PMSM

# I. INTRODUCTION

High electron mobility transistors achieving high efficiency and high power density in power converters these days [1]. There are several problems limiting their usage in drives. From hardware point of view there is complicated circuit board layout due high dv/dt of high speed switching that is also limiting parts selection for DC-link capacitors, drivers, measurement devices or insulation barrier [2]. Also when controlling switching of GaN transistors we have to optimize the control such as minimum deadtime for using the channel conducting reverse current to minimize reverse conduction loss [3]. Another problem which is studied in this paper is further, to study the current-collapse phenomenon which increases the conduction loss of hard-switched converters operating at high switching frequencies [4].

There are transistors in development that minimizes the current-collapse loss [5] however the transistors available today on the market have this problem and we have to take it in account when designing the converter. Due current-collapse GaN transistors produce more heat than calculated from datasheet steady state parameters [6].

The typical hard-switched GaN based topology of 3-phase motor voltage source inverter (VSI) is as shown in Fig. 1. Hard switching means that each transistor has blocking voltage equal to the supply DC-link voltage across drain-source the whole time the transistor is turned off. The voltage on the output is commutated by the transistor turning-on which also switch the current path.

This topology is widely used due the simplicity. Fast transistors such as GaN brings the advantage of low switching losses even at higher switching frequencies in hard-switched converters.

In recent papers the current-collapse losses are being studied from the transistor's point of view while this paper tries to minimize this loss in a converter made of transistors available on the market.

The method used is change in the controller's software adjusting the modulation to lower the amount of time the current-collapse losses appears.



Fig. 1. Inverter topology

#### II. THEORY

#### A. Current Collapse Phenomenon in GaN Structure

In the structure [7] of GaN transistor in Fig. 2 the channel current depends on the transistor transconductance, applied gate voltage from driver and the threshold voltage [8] according to (1).

$$i_{\rm ch} = g_{\rm m} (V_{\rm GS} - V_{\rm th}), \tag{1}$$

where  $i_{ch}$  is channel current,  $g_m$  transistor transconductance,  $V_{GS}$  applied gate-source voltage and  $V_{TH}$ threshold voltage of the transistor.

Current collapse phenomenon we called the state when trapped charges creates a charged layer around the gate that decreases the transconductance and increases gate threshold right after the transistor is turned on again [9]. It takes some time for the trapped charges to be removed and during this time the on state resistance  $R_{DSon}$  is higher than the datasheet value. The trapped charges are present there when the structure is stressed with blocking voltage when the transistor is turned-off.



Fig. 2. Structure of GaN transistor [7]

#### 978-1-6654-9482-3/22/\$31.00 ©2022 IEEE

In hard-switching topology from Fig.1 there is blocking voltage present on the transistor right before turning on. This makes the current-collapse phenomenon occurring in such topologies mainly. Operating in high dynamic on state resistance decreases the efficiency of the converter.

The behavior of dynamic on-state resistance is depicted on the Fig. 3. It illustrates both the dependence on time and blocking voltage level. This behavior was observed in static measurement presented in [10].

There are several possible solutions how to minimize this problem that are summarized in Table 1.

The blocking voltage before turn-on can be decreased using zero voltage switching in resonant converters for example [11]. Decreasing switching frequency helps to leave more time for the on state resistance to decrease too.

For this paper we selected to adjust the modulation to decrease the loss created by current collapse phenomenon.

## B. 5-Segment SVPWM

Space vector pulse width modulation (SVPWM) is widely used in motor control for its ability to maximize the utilization of DC-link voltage. There are multiple patterns how to form the output converter's voltage [12]. However, nowadays the most often used is the 7-segment modulation. This is due to minimizing current ripple for given switching frequency.



Fig. 3. Static and dynamic on-state resistance behavior with current-collapse phenomenon

Table 1. Current-collapse problem and possible solutions

| Problem             | Cause                       | <b>Possible solution</b> |  |
|---------------------|-----------------------------|--------------------------|--|
| Blocking<br>voltage | More trapped                | Soft-switching           |  |
|                     | charges                     | DC-link voltage          |  |
|                     | increases R <sub>DSon</sub> | regulation               |  |
|                     | Less time to                | 5-segment                |  |
| Time since          | remove the                  | modulation               |  |
| turn-on             | charges to                  | Decrease switching       |  |
|                     | decrease R <sub>DSon</sub>  | frequency                |  |

With high speed switching wide band-gap transistors, we can increase the switching frequency and utilize the other types of modulation without increasing the current ripple through the motor windings. The main benefit of 5-segment modulation is lower number of turn-on transitions per period.

The control circuit in Fig. 4 shows a classic PMSM control loop in dq-frame. The speed control loop was added just for measuring purposes.

The control SW is written such that the modulator can be reconfigured from 7-segment to 5-segment at any time while the motor is running. With this a proper data measurement can be achieved minimizing offsets when starting the drive multiple times.

The modulator recalculates the demanded abc voltages from the 2-3 transformation into the actual duty cycle values sent to the VSI. In case of 7-segment modulator the rotation frame is divided into 6 sectors depending on the demanded voltage values  $v_{abc}$ . The VSI duty cycles  $d_{abc}$  are calculated according to (2-4).

$$v_{\rm A} > v_{\rm B} > v_{\rm C}$$
 or  $v_{\rm C} > v_{\rm B} > v_{\rm A}$ 

$$\begin{cases}
d_{\rm A} = \frac{(v_{\rm A} - v_{\rm C})}{2v_{\rm DC}} \\
d_{\rm B} = \frac{(2v_{\rm B} - v_{\rm A} - v_{\rm C})}{2v_{\rm DC}}, \\
d_{\rm C} = \frac{(v_{\rm C} - v_{\rm A})}{2v_{\rm DC}}
\end{cases}$$
(2)

$$v_{\rm B} > v_{\rm A} > v_{\rm C}$$
 or  $v_{\rm C} > v_{\rm A} > v_{\rm B}$ 

$$\begin{cases}
d_{\rm A} = \frac{(2v_{\rm A} - v_{\rm B} - v_{\rm C})}{2v_{\rm DC}} \\
d_{\rm B} = \frac{(v_{\rm B} - v_{\rm C})}{2v_{\rm DC}} \\
d_{\rm C} = \frac{(v_{\rm C} - v_{\rm B})}{2v_{\rm DC}}
\end{cases}$$
(3)

$$v_{\rm A} > v_{\rm C} > v_{\rm B}$$
 or  $v_{\rm B} > v_{\rm C} > v_{\rm A}$ 

$$\begin{cases}
d_{\rm A} = \frac{(v_{\rm A} - v_{\rm B})}{2v_{\rm DC}} \\
d_{\rm B} = \frac{(v_{\rm B} - v_{\rm A})}{2v_{\rm DC}} \\
d_{\rm C} = \frac{(2v_{\rm C} - v_{\rm A} - v_{\rm B})}{2v_{\rm DC}}
\end{cases}$$
(4)

In case of 5-segment modulation we search which demanded voltage is the lowest at time and we set the respected duty cycle to zero. The rest duty cycles are calculated according to (5-7) such that the VSI output voltage respects the originally demanded value, same as for the 7-segment modulation.

Resulting switching pattern depending on type of modulation is in Fig. 5 and the reference duty cycles in Fig. 6 and Fig. 7 together with the output voltage between phases which is the same for both type of modulations.



Fig. 4. Control schematic diagram

$$v_{\rm A} > v_{\rm B} > v_{\rm C} \text{ or } v_{\rm B} > v_{\rm A} > v_{\rm C} \begin{cases} d_{\rm A} = \frac{(v_{\rm A} - v_{\rm C})}{2v_{\rm DC}} \\ d_{\rm B} = \frac{(v_{\rm B} - v_{\rm A})}{2v_{\rm DC}} \\ d_{\rm C} = 0 \end{cases}$$
(5)

$$v_{\rm C} > v_{\rm A} > v_{\rm B} \text{ or } v_{\rm A} > v_{\rm C} > v_{\rm B} \begin{cases} d_{\rm A} = \frac{(v_{\rm A} - v_{\rm B})}{2v_{\rm DC}} \\ d_{\rm B} = 0 \\ d_{\rm C} = \frac{(v_{\rm C} - v_{\rm B})}{2v_{\rm DC}} \end{cases}$$
(6)

$$v_{\rm B} > v_{\rm C} > v_{\rm A} \text{ or } v_{\rm C} > v_{\rm B} > v_{\rm A} \begin{cases} d_{\rm A} = 0\\ d_{\rm B} = \frac{(v_{\rm B} - v_{\rm A})}{2v_{\rm DC}}, \\ d_{\rm C} = \frac{(v_{\rm C} - v_{\rm A})}{2v_{\rm DC}} \end{cases}$$
(7)



Fig. 5. Modulation techniques (a) 7-segment and (b) 5-segment



Fig. 6. Modulator reference phase voltages in 7-segment modulation



Fig. 7. Modulator reference phase voltages in 5-segment modulation

# **III. EXPERIMENTAL SETUP**

The experimental workplace as shown in Fig. 7 is consisted of DC voltage source, GaN based inverter, motor and generator with resistive load.

The inverter is using six GS66516B bottom cooled GaN transistors (650 V, 60 A, 25 m $\Omega$ ). They are controlled by fast isolated halfbridge drivers Si8275. The C0G ceramic capacitor visible at each halfbridge closes the local current loop helping to achieve a clean switching. Phase currents are measured using TMCS1100 current sensors providing low offset values due their integrated temperature compensation.

On the upper side of the board there is a microcontroller ARM Cortex M4 STM32F334 containing the motor control loop from Fig. 4. This microcontroller is optimized for high frequency switching converters due to the sub-nanosecond timer resolution.

The converter is running at 100 kHz switching frequency while the calculation of the control scheme runs at 50 kHz.

The inverter is driving 500 W 4-pole permanent synchronous motor (PMSM) which is coupled to the same machine used as a generator into a resistive load.

# IV. MEASURED DATA

The measured data from the microcontroller are shown in Fig. 9 and Fig. 10 for both modulation techniques. Collected data for each calculation period were stored in the memory and transferred out through serial bus.



Fig. 8. Experimental workplace



Fig. 9. Experimental workplace schematic diagram



Fig. 10. MCU data 7-segment modulation



Fig. 11. MCU data 5-segment modulation

Fig. 10 and Fig. 11 clearly shows the difference between 7-segment and 5-segment modulation on the phase voltage reference curve. Phase current remains sinusoidal in both cases as there is no difference in shape of the voltage between phases when the modulation is changed.

Measurement with thermal camera was performed to see the difference in steady state temperature of GaN power transistors on the converter board. Operation point was set to 1400 RPM and 50  $\Omega$  load resistor

Measurement was done such way that the converter was running with 7-segment modulation until the temperature stabilized. Then it was reconfigured to 5-segment and after the temperature stopped dropping the Fig. 13 was taken. Then it was reconfigured back to 7-segment and when the temperature stabilized again the Fig. 12 was taken. This procedure minimizes the possible error of determining the steady state at the first time.

The Fig. 14 shows the converter board in detail for reference.



Fig. 12. Thermal image with 7-segment modulation



Fig. 13. Thermal image with 5-segment modulation



Fig. 14. GaN based converter board detail

To determine the loss decrease the input DC-link current at constant input voltage of 100 V and speed was measured in multiple steady state operation points of the drive. The results with calculated input power decrease are in Table 2.

| RPM  | R load<br>[Ω] | 7-segment<br>[A] | 5-segment<br>[A] | Decrease<br>[%] |
|------|---------------|------------------|------------------|-----------------|
| 1200 | 200           | 0.313            | 0.295            | 6.1             |
| 1200 | 50            | 1.050            | 1.026            | 2.3             |
| 1400 | 200           | 0.380            | 0.362            | 1.8             |
| 1400 | 50            | 1.355            | 1.335            | 1.5             |

Table 2. Measured DC-link input current

# V. CONCLUSION

The current-collapse increases conduction losses in the GaN based converter. This loss increase is significant and we have to take it in account when designing the converter. Current-collapse free transistors are under development, but these available on the market today still have this problem. It means we still have to deal with this problem and oversize GaN converter's cooling system.

There are however a few options how to minimize this additional loss in an existing converter. The one presented in this paper is control software adjustment of the modulation. Based on the measurement changing the modulation from 7segment to 5-segment decreases the losses in GaN based motor converter. Thermal images of the converter show significant decrease of the transistor's operating temperature.

# ACKNOWLEDGMENT

This work is supported by the Technology Agency of the Czech Technical University in Prague under the Student Grant Competition, grant No. SGS20/164/OHK3/3T/13.

#### REFERENCES

 E. A. Jones, F. F. Wang and D. Costinett, "Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 3, pp. 707-719, Sept. 2016.

- [2] G. Deboy, M. Treu, O. Haeberlen and D. Neumayr, "Si, SiC and GaN power devices: An unbiased view on key performance indicators," 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2016, pp. 20.2.1-20.2.4
- [3] P. Williford *et al.*, "Optimal Dead-time Setting and Loss Analysis for GaN-based Voltage Source Converter," 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR, 2018, pp. 898-905
- [4] Y. Cai, A. J. Forsyth and R. Todd, "Impact of GaN HEMT dynamic on-state resistance on converter performance," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, USA, 2017, pp. 1689-1694
- [5] K. Tanaka *et al.*, "Mechanism of Current-Collapse-Free Operation in E-Mode GaN Gate Injection Transistors Employed for Efficient Power Conversion," 2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Austin, TX, USA, 2016, pp. 1-4.
- [6] T. Van Do, J. P. F. Trovão, K. Li and L. Boulon, "Wide-Bandgap Power Semiconductors for Electric Vehicle Systems: Challenges and Trends," in *IEEE Vehicular Technology Magazine*, vol. 16, no. 4, pp. 89-98, Dec. 2021.
- [7] Y. Uemoto et al., "Gate Injection Transistor (GIT)—A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation," in IEEE Transactions on Electron Devices, vol. 54, no. 12, pp. 3393-3399, Dec. 2007, doi: 10.1109/TED.2007.908601.
- [8] K. Li, A. Videt, N. Idir, P. Evans and M. Johnson, "Experimental Investigation of GaN Transistor Current Collapse on Power Converter Efficiency for Electrical Vehicles," 2019 IEEE Vehicle Power and Propulsion Conference (VPPC), Hanoi, Vietnam, 2019, pp. 1-6.
- [9] J. Joh, N. Tipirneni, S. Pendharkar and S. Krishnan, "Current collapse in GaN heterojunction field effect transistors for high-voltage switching applications," 2014 IEEE International Reliability Physics Symposium, Waikoloa, HI, USA, 2014, pp. 6C.5.1-6C.5.4
- [10] P. Skarolek, F. Frolov and J. Lettl, "GaN Based Inverter Current-Collapse Behavior with Switching Frequency and Blocking Voltage," 2021 International Conference on Applied Electronics (AE), Pilsen, Czech Republic, 2021, pp. 1-4.
- [11] J. Joh, N. Tipirneni, S. Pendharkar and S. Krishnan, "Current collapse in GaN heterojunction field effect transistors for high-voltage switching applications," 2014 IEEE International Reliability Physics Symposium, Waikoloa, HI, USA, 2014, pp. 6C.5.1-6C.5.4.
- [12] W. Zhang, Y. Yu, "Comparison of Three SVPWM Strategies", Journal of Electronic Science and Technology of China, 2007, 5, 3, pp. 283-287.