Title: Hardware-software embedded face recognition system
Authors: Avedillo, M. J.
Barriga, A.
Acasandrei, L.
Calahorro, J. M.
Citation: WSCG 2016: poster papers proceedings: 24th International Conference in Central Europe on Computer Graphics, Visualization and Computer Visionin co-operation with EUROGRAPHICS Association, p. 29-32.
Issue Date: 2016
Publisher: Václav Skala - UNION Agency
Document type: konferenční příspěvek
URI: wscg.zcu.cz/WSCG2016/!!_CSRN-2603.pdf
ISBN: 978-80-86943-59-6
ISSN: 2464-4617
Keywords: souběžný návrh technického a programového vybavení;vestavěný systém;rozpoznání obličeje;FPGA implementace;syntéza na vysoké úrovni
Keywords in different language: hardware-software codesign;embedded system;face recognition;FPGA implementations;high level synthesis
Abstract: This paper describes the design and implementation of a hardware-software embedded system for face recognition applications in images and/or videos. The system has hardware components to speed up the face detection and recognition stages. It is a system suitable for applications requiring real-time, due that the response times are deterministic and bounded. The system is based on a previous implementation that had accelerated the image capturing process, and the face detection. This paper will focuses in the face recognition acceleration.
Rights: © Václav Skala - Union Agency
Appears in Collections:WSCG 2016: Poster Papers Proceedings

Files in This Item:
File Description SizeFormat 
Avedillo.pdfPlný text384,56 kBAdobe PDFView/Open

Please use this identifier to cite or link to this item: http://hdl.handle.net/11025/29587

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.